View DS1010G-150_4160568.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 of 6 111799 features all-silicon time delay 10 taps equally spaced delays are stable and precise leading and trailing edge accuracy delay tolerance 5% or 2 ns, whichever is greater economical auto-insertable, low profile standard 14-pin dip or 16-pin soic low-power cmos ttl/cmos-compatible vapor phase, ir and wave solderable custom delays available fast turn prototypes pin assignment pin description tap 1 - tap 10 - tap output number v cc - 5 volts gnd - ground nc - no connection in - input description the ds1010 series delay line has ten equally spaced taps providing delays from 5 ns to 500 ns. the devices are offered in a standard 14-pin dip which is pin-compatible with hybrid delay lines. alternatively, a 16-pin soic is available for surface mount technology which reduces pc board area. since the ds1010 is an all-silicon solution, better economy is achieved when compared to older methods using hybrid techniques. the ds1010 series delay lines provide a nominal accuracy of 5% or 2 ns, whichever is greater. the ds1010 reproduces the input logic state at the tap 10 output after a fixed delay as specified by the dash number extension of the part number. the ds1010 is designed to produce both leading and trailing edge with equal precision. each tap is capable of driving up to 10 74ls type loads. dallas semiconductor can customize standard products to meet special needs. for special requests and rapid delivery, call (972) 371-4348. ds1010 10-tap silicon delay line www.dalsemi.com ds1010s 16-pin soic (300-mil) see mech. drawin g s sectio n in1 nc tap 2 tap 4 tap 8 tap 6 tap 1 tap 7 tap 10 tap 9 tap 5 v cc 1 2 3 4 5 6 7 14 13 12 11 10 8 9 gnd tap 3 ds1010 14-pin dip (300-mil) see mech. drawin g s sectio n in1 nc nc tap 2 tap 6 tap 4 gnd n c tap 5 tap 9 tap 10 tap 7 tap 3 v cc 1 2 3 4 5 6 7 16 15 14 13 12 8 9 10 11 tap 8 tap 1
ds1010 2 of 6 logic diagram figure 1 part number delay table (t phl , t plh ) table 1 catalog p/n total delay delay/tap (ns) ds1010-50 50 5 ds1010-60 60 6 ds1010-75 75 7.5 ds1010-80 80 8 ds1010-100 100 10 ds1010-125 125 12.5 ds1010-150 150 15 ds1010-175 175 17.5 ds1010-200 200 20 ds1010-250 250 25 ds1010-300 300 30 ds1010-350 350 35 ds1010-400 400 40 ds1010-450 450 45 ds1010-500 500 50 custom delays available.
ds1010 3 of 6 absolute maximum ratings* voltage on any pin relative to ground -1.0v to +7.0v operating temperature 0 c to 70 c storage temperature -55 c to +125 c soldering temperature 260 c for 10 seconds short circuit output current 50 ma for 1 second * this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods of time may affect reliability. dc electrical characteristics (0c to 70c; v cc = 5.0v 5%) parameter sym test condition min typ max units notes supply voltage v cc 4.75 5.00 5.25 v 1 high level input voltage v ih 2.2 v cc + 0.5 v 1 low level input voltage v il -0.5 0.8 v 1 input leakage current i i 0.0v v i v cc -1.0 1.0 a active current i cc v cc =max; period=min. 40 150 ma 2 high level output current i oh v cc =min. v oh =4 -1.0 ma low level output current i ol v cc =min. v ol =0.5 12 ma ac electrical characteristics (t a = 25c; v cc = 5v 5%) parameter symbol min typ max units notes input pulse width t wi 40% of tap 10 t plh ns 8 input to tap delay (leading edge) t plh table 1 ns 3, 4, 5, 6, 7, 9 input to tap delay (trailing edge) t phl table 1 ns 3, 4, 5, 6, 7, 9 power-up time t pu 100 ms period 4 (t wi )ns8 capacitance (t a = 25c) parameter symbol min typ max units notes input capacitance c in 510pf
ds1010 4 of 6 notes: 1. all voltages are referenced to ground. 2. measured with outputs open. 3. v cc = 5v @ 25c. input-to-tap delays accurate on both rising and falling edges within 2 ns or 5% whichever is greater. 4. see ?test conditions? section. 5. for ds1010 delay lines with a tap 10 delay of 100 ns or greater, temperature variations from 25 c to 0 c or 70 c may produce an additional input-to-tap delay shift of 2ns or 3%, whichever is greater. 6. for ds1010 delay lines with a tap 10 delay less than 100 ns, temperature variations from 25 c to 0 c or 70 c may produce an additional input-to-tap delay shift of 1 ns or 9%, whichever is greater. 7. all tap delays tend to vary unidirectionally with temperature or voltage changes. for example, if tap 1 slows down, all other taps will also slow down; tap 3 can never be faster than tap 2. 8. pulse width and period specifications may be exceeded; however, accuracy will be application- sensitive (decoupling, layout, etc.). 9. certain high-frequency applications not recommended for -50 in 16-pin package. consult factory. timing diagram: silicon delay line figure 2
ds1010 5 of 6 test circuit figure 3 terminology period: the time elapsed between the leading edge of the first pulse and the leading edge of the following pulse. t wi (pulse width): the elapsed time on the pulse between the 1.5v point on the leading edge and the 1.5v point on the trailing edge, or the 1.5v point on the trailing edge and the 1.5v point on the leading edge. t rise (input rise time): the elapsed time between the 20% and the 80% point on the leading edge of the input pulse. t fall (input fall time): the elapsed time between the 80% and the 20% point on the trailing edge of the input pulse. t plh (time delay rising): the elapsed time between the 1.5v point on the leading edge of the input pulse and the 1.5v point on the leading edge of any tap output pulse. t phl (time delay, falling): the elapsed time between the 1.5v point on the trailing edge of the input pulse and the 1.5v point on the trailing edge of any tap output pulse.
ds1010 6 of 6 test setup description figure 3 illustrates the hardware configuration used for measuring the timing parameters on the ds1010. the input waveform is produced by a precision pulse generator under software control. time delays are measured by a time interval counter (20 ps resolution) connected between the input and each tap. each tap is selected and connected to the counter by a vhf switch control unit. all measurements are fully automated, with each instrument controlled by a central computer over an ieee 488 bus. test conditions input: ambient temperature: 25c 3c supply voltage (v cc ): 5.0v 0.1v input pulse: high = 3.0v 0.1v low = 0.0v 0.1v source impedance: 50 ohm max. rise and fall time: 3.0 ns max. pulse width: 500 ns (1 s for -500) period: 1 s ( 2 s for -500) output: each output is loaded with the equivalent of one 74fo4 input gate. delay is measured at the 1.5v level on the rising and falling edge. note: above conditions are for test only and do not restrict the operation of the device under other data sheet conditions.
english ? ???? ? ??? ? ??? what's new products solutions design appnotes support buy company members ds1010 part number table notes: see the ds1010 quickview data sheet for further information on this product family or download the ds1010 full data sheet (pdf, 61kb). 1. other options and links for purchasing parts are listed at: http://www.maxim-ic.com/sales . 2. didn't find what you need? ask our applications engineers. expert assistance in finding parts, usually within one business day. 3. part number suffixes: t or t&r = tape and reel; + = rohs/lead-free; # = rohs/lead-exempt. more: see full data sheet or part naming conventions . 4. * some packages have variations, listed on the drawing. "pkgcode/variation" tells which variation the product uses. 5. part number free sample buy direct package: type pins size drawing code/var * temp rohs/lead-free? materials analysis ds1010g-50/t&r 0c to +70c rohs/lead-free: no ds1010g-60 0c to +70c rohs/lead-free: no ds1010g-50 pdip;14 pin;300 dwg: 56-g5005-001a (pdf) use pkgcode/variation: p14-4 * 0c to +70c rohs/lead-free: no materials analysis
ds1010c-402 0c to +70c rohs/lead-free: no ds1010c-302 0c to +70c rohs/lead-free: no ds1010-80/motorola 0c to +70c rohs/lead-free: no ds1010-lpp 0c to +70c rohs/lead-free: no ds1010-450 pdip;14 pin;300 dwg: 56-g5005-001a (pdf) use pkgcode/variation: p14-4 * 0c to +70c rohs/lead-free: no materials analysis ds1010-175 pdip;14 pin;300 dwg: 56-g5005-001a (pdf) use pkgcode/variation: p14-4 * 0c to +70c rohs/lead-free: no materials analysis ds1010-60 pdip;14 pin;300 dwg: 56-g5005-001a (pdf) use pkgcode/variation: p14-4 * 0c to +70c rohs/lead-free: no materials analysis ds1010g-75 0c to +70c rohs/lead-free: no ds1010g-100 0c to +70c rohs/lead-free: no ds1010g-125 0c to +70c rohs/lead-free: no ds1010g-450 0c to +70c rohs/lead-free: no
ds1010g-400 0c to +70c rohs/lead-free: no ds1010g-350 0c to +70c rohs/lead-free: no ds1010g-300 0c to +70c rohs/lead-free: no ds1010g-250 0c to +70c rohs/lead-free: no ds1010g-200 0c to +70c rohs/lead-free: no ds1010g-175 0c to +70c rohs/lead-free: no ds1010g-500 0c to +70c rohs/lead-free: no DS1010G-150 0c to +70c rohs/lead-free: no ds1010c-201 0c to +70c rohs/lead-free: no ds1010-300 pdip;14 pin;300 dwg: 56-g5005-001a (pdf) use pkgcode/variation: p14-4 * 0c to +70c rohs/lead-free: no materials analysis ds1010-100 pdip;14 pin;300 dwg: 56-g5005-001a (pdf) use pkgcode/variation: p14-4 * 0c to +70c rohs/lead-free: no materials analysis
ds1010-150 pdip;14 pin;300 dwg: 56-g5005-001a (pdf) use pkgcode/variation: p14-4 * 0c to +70c rohs/lead-free: no materials analysis ds1010-80 pdip;14 pin;300 dwg: 56-g5005-001a (pdf) use pkgcode/variation: p14-4 * 0c to +70c rohs/lead-free: no materials analysis ds1010-75 pdip;14 pin;300 dwg: 56-g5005-001a (pdf) use pkgcode/variation: p14-4 * 0c to +70c rohs/lead-free: no materials analysis ds1010-200 pdip;14 pin;300 dwg: 56-g5005-001a (pdf) use pkgcode/variation: p14-4 * 0c to +70c rohs/lead-free: no materials analysis ds1010-250 pdip;14 pin;300 dwg: 56-g5005-001a (pdf) use pkgcode/variation: p14-4 * 0c to +70c rohs/lead-free: no materials analysis ds1010-350 pdip;14 pin;300 dwg: 56-g5005-001a (pdf) use pkgcode/variation: p14-4 * 0c to +70c rohs/lead-free: no materials analysis ds1010-50 pdip;14 pin;300 dwg: 56-g5005-001a (pdf) use pkgcode/variation: p14-4 * 0c to +70c rohs/lead-free: no materials analysis ds1010-400 pdip;14 pin;300 dwg: 56-g5005-001a (pdf) use pkgcode/variation: p14-4 * 0c to +70c rohs/lead-free: no materials analysis ds1010-500 pdip;14 pin;300 dwg: 56-g5005-001a (pdf) use pkgcode/variation: p14-4 * 0c to +70c rohs/lead-free: no materials analysis ds1010-1000 pdip;14 pin;300 dwg: 56-g5005-001a (pdf) use pkgcode/variation: p14-4 * 0c to +70c rohs/lead-free: no materials analysis ds1010-125 pdip;14 pin;300 dwg: 56-g5005-001a (pdf) use pkgcode/variation: p14-4 * 0c to +70c rohs/lead-free: no materials analysis
ds1010s-100/t&r/4s3 0c to +70c rohs/lead-free: no ds1010s-150/t&r soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis ds1010s-60/t&r/ 0c to +70c rohs/lead-free: no ds1010s-450 soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis ds1010s-100/t&r soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis ds1010s-200/t&r soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis ds1010s-300/t&r soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis ds1010s-400/t&r soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis ds1010s-500/t&r soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis ds1010s-100/t&r/702 0c to +70c rohs/lead-free: no ds1010s-50/t&r/701 soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis
ds1010s-200/t&r/ 0c to +70c rohs/lead-free: no ds1010s-250/t&r/ 0c to +70c rohs/lead-free: no ds1010s-125/t&r/202 0c to +70c rohs/lead-free: no ds1010s-100/t&r/207 0c to +70c rohs/lead-free: no ds1010s-50/t&r/208 0c to +70c rohs/lead-free: no ds1010s-150/t&r/ 0c to +70c rohs/lead-free: no ds1010c-601 0c to +70c rohs/lead-free: no ds1010c-601/t&r 0c to +70c rohs/lead-free: no ds1010s-100 soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis ds1010s-500 soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis ds1010s-350 soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis
ds1010s-300 soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis ds1010s-250 soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis ds1010s-200 soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis ds1010s-175 soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis ds1010s-60 soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis ds1010s-50 soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis ds1010s-150 soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis ds1010s-125 soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis ds1010s-50+ soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16+3 * 0c to +70c rohs/lead-free: yes materials analysis ds1010s-75 soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis ds1010s-400 soic;16 pin;300 dwg: 56-g4009-001b (pdf) use pkgcode/variation: w16-3 * 0c to +70c rohs/lead-free: no materials analysis
didn't find what you need? contact us: send us an email copyright 2007 by maxim integrated products, dallas semiconductor ? legal notices ? privacy policy

▲Up To Search▲

Price & Availability of DS1010G-150

	To Download DS1010G-150 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .